Abstract-We present the first all-digital LTE transmitter (TX) using programmable digital attenuation of receive band (RX-band) noise. The system is architectured to fully exploit the speed and low cost of DSP logic in deep-submicrometer CMOS processes, without increasing at all the design effort of the RF circuitry. To achieve operation without surface acoustic wave filter, the TX uses digital bandpass delta-sigma modulation and mismatch-shaping to attenuate the DAC noise at a programmable duplex distance. These functions can be implemented entirely within DSP, thus taking advantage of the standard digital design methodology. Furthermore, the fully digital RX-band noise shaping significantly relaxes the performance requirements on the RF front-end. Therefore, 10 bits of resolution for the D/A conversion are sufficient to achieve -160 dBc/Hz outof-band (OOB) noise, without need for digital predistortion, calibration, or bulky analog filters. The TX was fabricated in 28-nm CMOS, and occupies only 0.82 mm 2 . Besides low OOB noise, our system also demonstrates state-of-art linearity performance, with measured CIM3/CIM5 below -67 dBc, and adjacentchannel leakage ratio of -61 dBc with LTE20 carrier. The circuit consumes 150 mW from 0.9-/1.5-V supplies at +3 dBm output power.
. Generic block diagram of (a) analog-intensive and (b) digital-intensive RF TX based on direct-conversion I/Q modulation. usually avoided. Therefore, from the TX point of view, the only way to achieve SAW-less operation is to target strict out-of-band (OOB) emissions, typically around -160 dBc/Hz within the RX-band.
The advance of deep-submicrometer CMOS processes calls for digital-intensive TX architectures, in order to enable efficient integration with the application and digital baseband processors. However, low OOB noise is easier to achieve by utilizing extensive analog baseband filtering. For this reason, analog-intensive TX architectures [ Fig. 1(a) ] are still very popular and actively researched nowadays [1] [2] [3] [4] [5] [6] . The main problem with these structures is that they do not significantly benefit from CMOS scaling, thus leading to large area consumption even in the most advanced process nodes. This becomes evident by analyzing the chip micrographs of the circuits published in [1] and [3] [4] [5] [6] , from where it can be noticed that the analog baseband section takes up to 50% of the total TX area.
On the other hand, digital-intensive TXs [ Fig. 1(b) ] do not use analog filtering after the D/A conversion, except for the weak attenuation provided by the RF matching network. Hence, two problems must be solved in order to enable low OOB emission levels. The first is the digital repetition 0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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spectrum, attenuated only by the sinc response of the D/A converter's zero-order hold. This can be successfully handled by increasing the oversampling ratio (OSR) of the digital baseband signal, which is well supported by deep-submicrometer CMOS processes [7] [8] [9] [10] [11] [12] [13] [14] [15] . The second issue is the DAC quantization noise. Even with the increased OSR, quantization noise is a major obstacle for the successful implementation of all-digital SAW-less TXs. Therefore, recent research on the topic has focused extensively on this challenge, and several potential solutions have been proposed. The most straightforward way to reduce the quantization noise is to increase the DAC resolution to 14 or 15 bits [9] , [10] . However, the effective number of bits (ENOB) that can be achieved without digital predistortion (DPD) or calibration is typically around 10-12, which is not sufficient to meet the tight OOB emission requirements. Moreover, higher ENOB translates directly into increased DAC complexity, thus being controversial to the objectives of digital RF, i.e., simplification of the analog part and relaxation of its performance requirements. A more digital-like solution consists of connecting many DACs with different weights in a semi-digital finite impulse response (FIR) configuration, in order to reduce the quantization noise at a programmable offset from the TX band [11] , [12] . This approach, which has been validated also for digital power amplifiers [13] , [14] , allows to relax the ENOB requirement for each converter. However, the design of this circuit is essentially analog and thus susceptible to device mismatches, even though the matching can be improved by using switched-capacitor converters [14] . Another recent innovation in the field of alldigital TXs is the resistive charge-based DAC [15] . The main idea is to use incremental signaling (rather than absolute) in order to provide intrinsic quantization noise attenuation. Even though the concept has shown the promise of low power consumption, the DAC still requires 12 bits for SAW-less operation. In the context of polar TXs, noise shaping has been explored in [16] to reduce the envelope quantization noise falling in the RX-band. However, the measured improvements are limited by other nonlinearities of the system, such as the asymmetry of rise/fall times in the Buck converter. More techniques to improve the amplitude resolution of all-digital polar TXs are presented in [17] and [18] . Although these methods try to exploit the benefits of nanoscale CMOS, they cannot be fully implemented within DSP, which would be attractive in terms of design portability and reusability.
In our recent work [19] , we demonstrated for the first time that the RX-band noise of an all-digital TX based on directconversion I/Q modulation can be reduced by purely digital means. The proposed method exploits programmable bandpass modulation [20] [21] [22] [23] [24] [25] and mismatch-shaping [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] . In addition to inheriting all the benefits of nanoscale CMOS, the purely digital implementation takes advantage of highly automated standard design methodologies, using hardware description languages (HDLs) that truly enable design reusability and portability to newer process technologies.
The first all-digital LTE TX implementing the aforementioned technique was presented in [36] . The circuit, fabricated in 28-nm CMOS with only 0.82-mm 2 active area, achieves between -155 and -163 dBc/Hz noise at a programmable 30-400 MHz offset from the TX band, by using a conventional 10-bit current-steering DAC without DPD, calibration or analog filtering. The TX also shows excellent CIM3/CIM5 below −67 dBc, and adjacent-channel leakage ratio (ACLR) of -61 dBc with LTE20 carrier. This paper extends our previous publications [19] , [36] by providing a more comprehensive description and analysis of the system, including the detailed implementation of the innovative DSP part of the TX, as well as new measured spectra for the OOB noise. This paper is organized as follows. Section II introduces the DSP-based technique for RX-band noise attenuation used in the system. Section III discusses circuit-level design aspects, with special focus on the programmable bandpass modulator and mismatch-shaping encoder. Measurement results are presented and compared with system-level simulations in Section IV. Finally, Section V concludes this paper.
II. PROGRAMMABLE RX-BAND NOISE SHAPING
The DSP technique used in the system has been thoroughly discussed in [19] . This section only provides a qualitative overview. For further details, the reader is encouraged to consult [19] , as well as the related literature on modulation [20] [21] [22] [23] [24] [25] and mismatch-shaping [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] . Fig. 2(a) shows the simplified block diagram of an all-digital TX based on RF-DAC. Assuming a sufficiently large OSR (i.e., with sample rate in the order of hundreds of MHz), it turns out that 10 bits of resolution for the D/A conversion are more than adequate to meet the in-band and ACLR performance requirements for the user equipment of 3G/4G mobile radio standards (e.g., ACLR < -30 dBc, errorvector magnitude (EVM) < 8% for 64-QAM in LTE [37] ), thus leaving a large margin for power amplifier nonlinearities. However, the TX fails at achieving low OOB emissions for SAW-less operation. As demonstrated in [7] , ENOB up to 13 is needed to push the unfiltered quantization noise reaching the RF output below the typical limit of -160 dBc/Hz.
Because OOB emissions need to be particularly low only at duplex distance, the spectral density of the quantization noise can be shaped accordingly. This can be done by inserting a digital modulator [20] [21] [22] [23] [24] [25] before the RF-DAC, as shown in Fig. 2(b) . Since the RF-DAC resolution is still 10 bits, the noise transfer function (NTF) of the modulator can be properly designed as to provide a deep notch centered on the RX-band, while causing negligible noise amplification at other frequencies. Furthermore, by implementing a programmable NTF, the RX-band notch can be tuned to different TX-RX duplex spacings, thus enabling multiband support. The problem with this approach is that the performance of multibit modulation is limited by mismatch noise, caused by the inevitable static amplitude and timing mismatches between different conversion cells of the RF-DAC. This mismatch noise fills up the RX-band notch, and the practical performance that can be achieved is not sufficient for SAW-less operation.
Fortunately, mismatch noise can also be spectrally shaped in the digital domain, by employing a technique known as mismatch-shaping [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] . The operation principle can be intuitively explained as follows. In a typical binary/thermometer DAC segmentation, the 1-bit signals at the encoder output are strong nonlinear functions of the input, as shown in Fig. 3(a) . In the presence of mismatches, these 1-bit signals leak to the analog output, thus causing the mismatch noise. Nevertheless, if the 1-bit signals could be shaped such that their spectral densities resemble that of the modulator output, then the mismatch noise would be also shaped, regardless of the mismatch statistics. This is possible by employing a mismatch-shaping encoder that implements the same NTF used for the modulator, as shown in Fig. 3(b) . Because the mismatch-shaping algorithm needs no knowledge of the actual mismatch profiles, which are random and unique for each chip sample, no DPD or calibration are required.
In conclusion, by combining the aforementioned techniques such as in Fig. 2 (c), RX-band noise filtering can be accomplished in a fully digital fashion. The residual nonlinearity, caused by second-order effects, such as LO phase noise and memory in the RF-DAC, does not impair SAW-less operation. The added circuit blocks can be implemented in HDL and synthesized with a standard digital flow, thus taking advantage of nanoscale CMOS and maximizing design reusability. Even though both modulation and mismatch-shaping are well known and established techniques, the main novelty in this paper is to apply them to the RX-band, instead of the main signal band.
III. CIRCUIT IMPLEMENTATION
The system architecture of the implemented TX is shown in Fig. 4 [36] . The structure is based on direct-conversion I/Q modulation, but all signal processing is performed in the digital domain, preceding the DAC. All clocks in the system are derived from the 2LO signal, which is fed from an external source at twice the carrier frequency f c . The sample rate for the digital baseband circuitry equals f c , whereas the mixer also uses a clock at 2 f c . The baseband I/Q data are generated offline and loaded into a 16k-word memory, from where they can be streamed to the rest of the TX chain. Even though ENOB of 13 is sufficient for OOB quantization noise below -160 dBc/Hz [7] , the wordlength of I BB and Q BB at the memory output is 15 bits, in order to leave enough margin for roundoff errors in the DSP part. The outputs of I and Q paths are combined on-chip through an RF balun, designed to match 50 external load in the low-band (0.7-1.0 GHz) of the cellular radio spectrum.
In the remainder of this section, the circuit-level details of the key blocks are described.
A. Error-Feedback Modulator
As discussed in [19] , one simple modulator architecture that suits the requirements of our system is the error-feedback (EF) structure of Fig. 5 [20] . This section will further show that a clever design of the loop filter in Fig. 5 achieves the desired noise shaping performance with low implementation complexity.
1) Noise Transfer Function:
For physical realizability, the NTF must be in the form
where M is the modulator order and {b i , a i } is the set of NTF coefficients [20] . Previous literature on bandpass modulation relies for example on coefficient precomputation [21] , [22] or lowpass-to-bandpass transformation [23] , [24] to implement a programmable NTF. In this paper, we use the more flexible method developed in [25] , which is based on the direct placement of poles and zeros on the z-plane.
In our previous paper [19] , a fourth-order NTF was used to create a wide notch in the RX-band. However, further analysis revealed that in practice a fourth-order NTF brings little to no performance improvement compared with a second-order NTF, while causing at least a twofold increase in the implementation cost. Therefore, it was eventually decided to realize secondorder noise shaping for the TX of this paper.
The general expression of a second-order NTF from [25] is
where α ∈ (−2, 2) determines the notch frequency, and r ∈ [0, 1] the maximum gain of the NTF. System-level simulations revealed that r = 0.5 is appropriate in our application. By choosing 8 bits of resolution for α, a tuning step smaller than 5 MHz at f c = 900 MHz is achieved for offsets between 30 and 400 MHz. The frequency response of (2) is plotted in Fig. 6 for three different values of α. Furthermore, as will be shown next, the selected NTF leads to significant complexity reduction in the implementation of the loop filter.
2) Loop Filter Implementation: Even though the modulator itself only accounts for a small fraction of the overall system complexity, the EF loop is also the basic building block of the mismatch-shaping encoder, as Section III-B will show. Hence, an optimized implementation of the loop filter directly benefits the entire DSP system.
The design process starts from a conventional transposeddirect-form-II realization of the transfer function NTF(z)−1 in the general case given by (1), with M = 2. Fig. 7(a) shows the resulting structure. Because all four coefficients {b 1 , b 2 , a 1 , a 2 } should be programmable, four hardware multipliers are needed in the filter, leading to large implementation complexity.
A first major simplification is achieved by replacing the generic NTF coefficients with the corresponding expressions from (2), as shown in Fig. 7(b) . The main advantage is that r does not need to be fully programmable because it only affects the maximum NTF gain. For example, in this paper a fixed r = 0.5 was chosen. Therefore, a hardware multiplier is not needed for r , and a much cheaper realization based on binary shifts and additions is possible.
The multiple feedback paths in the circuit lead to further simplifications. By examining Fig. 7 (b) and denoting with y the upper register, it can be noticed that term r αy[n] is both added and subtracted. This is also evident by writing the expression of the register input
where u[n] and q[n] are the modulator input and output, respectively. A similar reasoning holds for term r 2 y[n]. These simplifications result in the structure of Fig. 7(c) .
Last, we note that coefficients 1 − r and 1 − r 2 in Fig. 7(c) are located between two additions. This breaks the datapath extraction during synthesis, preventing the inference of a multioperand adder with a single carry propagation stage [38] , [39] . Hence, for better quality-of-results, it is convenient to move the two coefficients to the u[n] and q[n] inputs of the first adder.
The final circuit implemented in HDL is shown in Fig. 7(d) . The optimized datapath cells extracted during synthesis are marked in yellow. The 15-to-10 quantizer is realized as a simple truncation (T) of the five LSBs, preceded by a constant addition for rounding purposes. The full internal wordlength for fixed-point implementation is 20 bits, since five additional LSBs are used in the feedback paths to achieve sufficient precision. As the EF loop only processes the quantization error, the wordlengths of most internal signals can in fact be reduced. For example, both registers in Fig. 7(d) are 12-bits wide. 
B. Mismatch-Shaping Encoder
Several scrambling encoder topologies have been devised and implemented over the years, a selection of which can be found in [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] . As discussed in [19] , the segmented tree-structure dynamic element matching encoder [34] used in mismatch-shaping configuration [29] is a good candidate for the needs of our system.
The architecture of the implemented tree encoder is shown in Fig. 8 . The structure is tailored to a 10-bit DAC with The tree encoder consists of a cascade of segmenting and nonsegmenting switching blocks arranged into ten layers, with pipeline registers (not shown in Fig. 8 ) inserted between each layer. The function of each switching block is to split its input signal into two components, such that their weighted sum equals the input, while their individual spectral densities preserve the RX-band notch. By applying this principle iteratively throughout all layers, the operation of the whole encoder can be understood: the 1-bit outputs b i [n] are such that their weighted sum equals the encoder input q[n], while their individual spectral densities still show the RX-band notch.
1) Switching Blocks:
The original segmented tree encoder [34] assumes that all data propagating through the switching blocks be in unsigned integer format. In order to function correctly, this requires the addition of a constant offset to the encoder input. For example, in Fig. 8 the 10-bit signed encoder input q[n] ∈ {−512, . . . , +511} would need to be mapped to the range {63, . . . , 1086} for correct operation. In this paper, the internal structure of the switching blocks is modified to directly process signed data at no extra cost.
The modified structures are shown in Fig. 9 . The main difference compared with [34] is that the switching blocks in the first layer (k = 1) do not need the 1/2 gains factors. The s[n] sequences are still generated internally within each block, and must satisfy
for layers k > 1, and
for the first layer k = 1. By analyzing the encoder structure under these constraints, it can be proven that for q[n] ∈ {−512, . . . , +511}, the b i [n] outputs take values only in {−1, +1}. Therefore, the sign bits of each b i [n] can be directly used to drive the corresponding conversion cells in the DAC.
2) Sequence Generator: The ternary sequences s[n]
∈ {−1, 0, +1} must be generated within each switching block in a pseudorandom fashion, such that their spectral densities are shaped by the same NTF used for the modulator [29] . This can be done by utilizing an EF loop in the configuration of Fig. 10(a) , with no signal input. The special quantizer (SQ) ensures that (4) and (5) Because of the similarity between the circuits of Figs. 5 and 10(a), the loop filter optimization process described in Section III-A and shown in Fig. 7 can be applied in its entirety to the sequence generator as well. Furthermore, the new input-output constraints enable additional simplifications. Referring to Fig. 7(d) Fig. 10(b) . The full wordlength for the signals in the feedback loop is now 11 bits.
C. RF Front-End
Because OOB specifications place the tightest demands on all-digital TXs, the proposed DSP-based noise attenuation method allows to significantly relax the performance requirements on the RF front-end. Therefore, no overdesigning or special circuit techniques are needed, and well-established RF-DAC architectures can be employed. In this paper, we opted for a cascoded current-steering structure because of its improved output impedance, as well as its high speed and large power control capabilities.
Most published current-steering RF-DAC structures can be broadly divided into two classes, depending on how the upconversion to RF is implemented. In the first class, upconversion is realized with the "series mixing" approach shown in Fig. 11(a) : a separate switch driven by the LO signal is connected in series with the data switch and the current source (CS) [8] , [9] , [11] , [40] , [41] . The second class utilizes the "logic mixing" approach shown in Fig. 11(b) : upconversion is performed before the actual D/A conversion by the means of simple logic gates, and a single switch is needed in series with the CS [12] , [42] [43] [44] . Because in our system the voltage headroom is limited by the 1.5-V supply, using two series switches for LO and data is not feasible, and the "logic mixing" approach is chosen.
The detailed implementation of the RF front-end is shown in Fig. 12 . The design is optimized for high linearity and low phase noise, with a moderate penalty in power consumption. The phase noise of the LO path is minimized by placing strong buffers on the longest wire segments. Each of the 28 mismatch-shaping encoder outputs is synchronized to the LO and separately upconverted through a logic circuit clocked at 2 f c , which generates two pseudodifferential outputs c P and c N with 50% duty-cycle. In order to avoid cross-interaction between the I and Q paths, it is desirable to use 25% dutycycling [11] , [40] , [42] . This can be achieved by performing a final AND with the 2LO signal before the conversion cell [42] . Such an arrangement has the additional advantage to hide the skews between different data bits [45] , since the transitions of all c P and c N signals take place during the low phase of 2LO. The differential encoding ensures nearly constant current flow from the power supply, thus eliminating signaldependent IR drop. The DAC array is segmented with the same 4 MSB + 6 LSB strategy used for the mismatch-shaping encoder, resulting in 16 unary cells with weight 64, and 6 × 2 binary cells with weights 32, 32, 16, 16, . . . , 1, 1. Cells with weight K > 1 are implemented by connecting in parallel K cells with weight 1. In the layout, decoupling capacitance is added wherever possible to stabilize all sensitive supply and bias nodes. However, no extra care is taken in the layout to improve the matching. For example, the LO signal does not need a power-hungry tree distribution, since the nonlinearity caused by small timing imbalances is effectively shaped by the mismatch-shaping encoder.
IV. MEASUREMENT RESULTS
The complete system of Fig. 4 was integrated as the low-band TX path of a larger prototype 4G SoC. The chip was fabricated in a 28-nm CMOS process, and packaged with flip-chip technology. The die micrograph is shown in Fig. 13 . The total active area of the highlighted blocks is 0.82 mm 2 , of which 0.47 mm 2 are occupied by the RF front-end. The circuit uses 1.5-V supply for the DACs, and two separate 0.9-V supply domains for the rest of the circuit: one for the synthesized digital part, and one for the LO path and digital mixers.
The measured output spectrum of a 9-MHz continuouswave (CW) tone at 900-MHz carrier frequency is shown in Fig. 14(a) . At +3 dBm output power, the image and LO feedthrough are at -36 and -61 dBc, respectively. The CIM3 and CIM5 are both below -67 dBc, barely visible above the noise floor. The overall power consumption of the TX is 150 mW, of which 75 mW are taken by the DACs, 22 mW by the LO path and digital mixers, and 53 mW by the modulators and mismatch-shaping encoders. Fig. 14(b) plots the output spectrum with a +0.9 dBm LTE20 signal at 850 MHz (Band 20). Excellent E-UTRA ACLR performance of less than -60 dBc is achieved. Because of the limited on-chip memory size, the EVM cannot be measured. Nevertheless, the good overall linearity demonstrated with other performance metrics guarantees that the LTE EVM specifications would be met with wide margin. Both modulation and mismatch-shaping are active in the measurements of Fig. 14, but the notch is intentionally tuned out of the visible frequency span, in order to prove that the selected NTF does not degrade the signal quality in the passband. Fig. 15 shows the setup used for OOB noise measurements. A notch filter centered at f c is inserted at the TX output, in order not to saturate the spectrum analyzer while measuring very low noise levels. In addition, a 5-dB attenuator is needed to suppress the TX power that is reflected by the notch filter back to the chip. This arrangement enables to measure the OOB noise at an arbitrary offset from f c , thus obviating the need for several duplexers. However, the notch filter has a fixed center frequency of 895 MHz with a stopband of 5 MHz. Hence, it is not possible to measure at different carrier frequencies or use modulated bandwidths larger than 5 MHz. All cable and filter losses are de-embedded from the results reported in this paper. Fig. 16 plots the OOB spectra for a 1.709-MHz CW tone at +3 dBm output power. The measurement is repeated in three different modes, corresponding to the configurations shown in Fig. 2(a)-(c) . For the first mode, the baseband signal is linearly quantized directly to 10 bits and fed to the tree encoder with all sequence generator registers [ Fig. 10(b) ] in reset state, which turns the structure into a classical binary/thermometer encoder. For the second mode, the modulator is in use with the notch tuned to 95-MHz offset, but mismatch-shaping is still disabled. For the last mode, both and mismatch-shaping are enabled. The figure demonstrates the basic operation of mismatch-shaping, where the high-order nonlinearity arising from static mismatches (visible in the first two modes as a large amount of spurs) is converted to spectrally shaped noise. For example, mismatch-shaping improves the LO feedthrough and CIM3/CIM5 products by 10 and 7 dB, respectively. The measurement of Fig. 16 is limited by the noise figure of the signal analyzer, which is about 20 dB without using the internal pre-amplifier. Fig. 17 combines the results of several RX-band noise measurements, performed with modulated LTE carriers at seven duplex distances selected from the LTE radio standard [37] . Each measurement is repeated in the same three modes as before [ Fig. 2(a)-(c) ]. The results show that OOB emissions are dominated by quantization noise in the first mode, and by mismatch noise in the second mode (especially at small duplex offsets). In the third mode, with both and mismatchshaping enabled, the averaged RX-band noise is between -155 and -163 dBc/Hz at all measured offsets, which is sufficiently low for SAW-less operation. The notch center frequency is not restricted to the chosen duplex distances, but can be freely tuned within ±447.5 MHz of the 895-MHz carrier frequency, the only limit being the 8-bit resolution of α in (2) . Fig. 17 also shows the expected performance from the system-level model developed in [19] , using the mismatch statistics obtained from circuit-level simulations on the RF Fig. 17 ) are below -168 dBc/Hz. This is unrealistic, since the system-level model does not account for second-order effects, such as LO phase noise and memory in the RF-DAC. Nevertheless, the residual noise floor arising from these effects does not impair SAW-less operation.
Figs. 18 and 19 plot the OOB noise spectra for some of the measurements reported in Fig. 17(c) . The zoomed-inview insets in Fig. 18 are obtained by enabling the internal pre-amplifier of the signal analyzer, in order to measure the actual spectral densities in the RX-band without being limited by the instrument noise floor. Enabling modulation and mismatch-shaping yields up to 20-dB attenuation of the averaged RX-band noise compared with linear quantization, while causing just a moderate increase of the noise floor elsewhere. The small peak visible around f c /4 (224 MHz) with the notch at 120 MHz is caused by nonlinear dynamics within the mismatch-shaping algorithm, which require further study. Nevertheless, even by accounting for power amplifier gain, the higher spectral density in the aforementioned cases is still well below the general spurious emission limits specified for LTE5, e.g., -86 dBm/Hz for frequencies above 40 MHz from the edge of the transmit band [37] .
The spurs visible in Figs. 16, 18 , and 19 around the multiples of 56-MHz offset are due to intermodulation with the f c /16 clock of the on-chip memory. The large first harmonic (which is evident also in Fig. 14) increases the noise floor in its vicinity, thus degrading the measured performance at 45-/80-MHz duplex distances (Fig. 17) . Fortunately, these spurs are not a real issue in practice. First, the memory is only Fig. 18 . OOB spectra for a selection of the measurements reported in Fig. 17(c) , corresponding to the programmed duplex distances of (a) 30 implemented in this chip for prototyping purposes, whereas in a final implementation data would come from the baseband processor. Second, the presented TX is part of a larger SoC, which has digital circuits clocked at other frequencies, such as f c /2, f c /4, and a fixed 38.4-MHz reference. No important spurs from these clocks can be noticed in the measured spectra, indicating that also the isolation between memory and RF parts could be boosted through more careful design and layout. Table I compares the TX with previous implementations. This paper stands out for its superior ACLR and compact die area, while exhibiting state-of-art overall performance. Furthermore, our TX demonstrates for the first time the feasibility of all-digital RX-band noise filtering. As shown in Table I , this is the only published implementation achieving RX-band noise close to -160 dBc/Hz with a 10-bit DAC and no need for DPD, calibration or analog filtering.
V. CONCLUSION
We presented the first all-digital LTE SAW-less TX with programmable DSP-based attenuation of RX-band noise. The system, implemented in 28-nm CMOS with only 0.82-mm 2 active area, utilizes digital bandpass modulation and mismatch-shaping to push the DAC noise outside the RXband. This solution enables between -155 and -163 dBc/Hz noise at a programmable 30-400 MHz duplex distance, by using a conventional current-steering DAC with only 10-bit resolution and no DPD, calibration nor analog filtering. Furthermore, the circuit achieves CIM3/CIM5 below -67 dBc, and ACLR of -61 dBc with LTE20 carrier. Even though the system was validated in an LTE environment, its operation with legacy standards, such as 2G and 3G is not precluded.
Unlike previous methods, our purely digital approach fully exploits the standard digital design methodology to enable design reusability and portability, while leveraging the fast and cheap DSP logic available in deep-submicrometer CMOS processes. Therefore, the presented TX inherits all the advantages of digital RF, making it a competitive low-cost solu-tion for integration with the application and digital baseband processors into a single 4G SoC, with a minimal count of external components.
